

Litho today, litho tomorrow

Martin van den Brink
President & Chief Technology Officer

31 October 2016

INVESTOR DAY
ASML **SMALLTALK** 2016
NEW YORK CITY

Industry trends

- Application trends and economics in our ecosystem are **driving increasing demand for processing power, high-speed memory, and low-cost storage**, fueling the continuation of **Moore's law**

Semiconductor impact

- Continuation of Moore's law will be supported by improving **patterning solutions**, achieving fast **yield ramp-up**, to realize **attractive economics**

Strategic priorities


- As a result, our strategic priorities are: **EUV industrialization, DUV competitiveness**, leadership in **Holistic lithography** and **EUV extension** with High NA

Lithography Roadmap


- We have underpinned our priorities with a **detailed product roadmap**

The world before 1965 was already on a Moore's like law


... computing speed/€ had been doubling every 2 years for 65 years



When ASML started Moore's law was effective for 84 yrs




Today Moore's law is effective for 116 years



Source: Ray Kurzweil


Can exponential curves continue forever?

Moore's Law is likely not slowing down as long as new idea's



Long term multi-decade device roadmap

Substantial performance gain next to the impact of geometric scaling



Source: John Kelly III, IBM, December 2015

Application trends in our industry

drive continued demand for Moore's Law

Industry trends towards 2020 and beyond



50B connected **Internet of Things** devices – needing low-cost devices and generating large data volumes requiring storage and processing



89 million **connected cars** on the road of which 6 million **self-driving** – generating and processing >1 GB of data per second each




250 million **personal health** wearables and connected pharmaceuticals for health data collection



Explosion of **(mostly unstructured) data**, growing to >40 Zetabytes from 5 Zetabytes today



...drive a reinforcing cycle of data creation, transmission, storage and processing...



...driving demand for both **low-cost and high performance** semiconductor products in both memory and logic


...enabled by the **continuation of Moore's law...**

...which underpinned by an **ecosystem with combined profits of >290B\$**

Geometrical scaling critical in support of Moore's law now enabled through 4 engines of innovations


Geometric scaling

2D shrink through patterning




Circuit scaling

System-on-chip and advanced packaging




Device scaling

New devices and materials




Architecture scaling

Solution optimization




Logic device and shrink roadmap

New devices for 5 nm and beyond are demonstrated to work




Large innovation ongoing in memory, driving continued litho demand



¹ Alternative technologies (e.g., CBRAM, PCRAM) likely high litho volume and performance


Solid state replacing high performance disk memory

And new memory technologies to drive the overall performance



Source: Will Akin, Micron, Short Course, IEEE IMW may 2016

EUV could simplify customers' patterning process




Note: process schematics are simplified for presentation purposes

Edge placement error & litho critical dimension challenges **ASML**

are main factors for continued shrink









Edge placement error (EPE) and litho critical dimension (CD) main patterning parameters...

...and shrink requires ever tighter requirements




Single Exposure lithography is most attractive

optimizing cost, cycle time, yield and edge placement challenges

		Customer perspective		
		Cost	Process complexity	EPE complexity
Single expose (SE)				
Litho etch (LE ^x)				

Industry Shrink Roadmap & EUV insertion



Source: 1) Customers - public statements, IC Knowledge LLC; 2) ASML extrapolations

Strategic priorities to meet customer requirements

Grow our Litho business by delivering superior customer value

- 1 EUV industrialization**
 - Deliver high volume manufacturing performance metrics
 - Enhance EUV value for future nodes
- 2 DUV competitiveness**
 - Drive **DUV performance**
 - Continue to lead in innovation
 - Drive operational excellence
 - Expand installed base business
- 3 Holistic Litho**
 - Build a winning position in **Pattern Fidelity Control** leveraging inspection combined with superior computational Litho
- 4 EUV extension**
 - Deliver **High-NA EUV** in time to support customer roadmaps and avoid complex and costly alternatives

1 EUV key to drive cost effective device shrink roadmaps and simplifying immersion multiple patterning

DRAM Active Cut		D20-22	D1X	D1Y	D1Z
Node					
ArFi 1.35 NA		SE	LE ²	PD+LE ²	PQ+LE ²
EUV 0.33 NA				SE	SE
Logic Cuts & Vias		16-14nm	10nm	7nm	5nm
Node					
ArFi 1.35 NA		LE ²	LE ³	LE ^{3~4}	LE ^{6~8}
EUV 0.33 NA				SE	SE


■ PoR, Process of Record
 ■ Plan
 ■ Possible but challenging

SE = Single Exposure, LEⁿ = Litho-Etch, n # repeats, PD = Pitch Doubling, PQ = Pitch Quadrupling


EUV industrialization: productivity and consistency

>1500 wafers per day at customer fab, variability needs improvement

System average availability at customer site



3 day average 1,500 wafer per day at customer site



- Source: NXE:3350B
- Each bar represents customer wafers exposed on one individual day


Source: Britt Turkot, Intel, 2016 international symposium on EUV, 24 October 2016, Hiroshima

Source: TSMC, Semicon Taiwan, Sep 2016

1 We will deliver continued reliability improvement and ramp up our operations to realize EUV in volume manufacturing

EUV will drive costs and process complexity down for our customers


Patterning cost per wafer 5nm, €



... and has made good progress in productivity and reliability


Productivity

Wafers/day at customer site



Reliability

%, max avg 4 wk availability of installed base



... triggering increased customer demand

"We plan to **extensively use EUV** in 5nm to improve density, simplify process complexity, and reduce cost... Recently EUV development gained quite a good momentum across the industry."

Mark Liu, co-CEO TSMC, July '16



"Samsung fully intends to **deploy EUV** for 7nm, triple patterning is not viable ..."

"We expect production in 2018"

AnandTech & SemiconWest '16



"Significant strides have been made ... taking the technology from a question of *if* to a question of *when*. **EUV is solidly on a path to HVM insertion** as soon as the technology becomes ready and cost effective"

Intel, SPIE '16



2 Drive DUV Competitiveness

DUV

competitive
ness...

...Our customers

- Enable our **customers to execute their roadmaps cost effectively**

...Ourselves


- Maintain our **market share and margins**

DUV Strategic Priorities

	NXT (<i>Immersion</i>)	XT (<i>Dry</i>)
Technology Leadership	Execute roadmap of next generation products and options aligned with customer priorities	
Operational Excellence	Deliver high quality cost effective solutions	

2 TWINSCAN Immersion system roadmap

introduction



2 Improvements on Next Generation products

Overlay, DUV to EUV matching

Process robust Alignment
improves overlay performance

Next slides

Process robust Leveling
Improves machine matching

Wafer Handler
Improves overlay performance

Projection Lens

Optimization of lens for improved imaging and overlay

Improved Grid Setup

Improved overlay and machine matching

Wafer heating control

Improved overlay performance

Wafer table

Improved machine matching



Overlay - general

Imaging/Focus



2 Alignment process robustness improvement





Using multiple wavelengths & polarizations; applicable for DUV and EUV



30 different process stacks and marker combinations in both FEOL and BEOL


2 Improved focus and leveling process robustness

Through optimized spectrum & angle of incidence; applicable to DUV & EUV




2 TWINSCAN Dry system roadmap


Continued improvements in productivity and capability of all 4 product lines



3 ASML Holistic Lithography integrates 3 competences Resulting in 3 customer value propositions




3.2 YieldStar: Unique on product overlay metrology measuring overlay of actual device features, DRAM example




Yieldstar

Set/Get Overlay +/-5.2nm
98% Yieldstar Accuracy (Slope)




CD-SEM



3.3 Unique Negative Tone resist modelling capability

Modelling accuracy improved 60%




Physical NTD resist model accounts for 3 dimensional shrink impacting 2D OPC accuracy

Empirical NTD resist model does not capture 3 dimensional shrink impact



NTD: the same features are printed in positive resist using light-field masks, with consequently better image contrast; with NTD the exposed resist areas remain intact. However, this approach involves additional processing steps (typically coating, baking, etching) and the exposed area is affected in 3 dimensional ways (see open arrows)

Model error (simulated CD – wafer CD) comparison between empirical NTD model and physical resist shrinkage model




Customer's patterns


3 ASML holistic lithography at 1x nm node: Overlay Control



3 ASML holistic lithography future - Pattern fidelity control **ASML**



3 ASML holistic lithography future: Pattern fidelity control: reducing pattern errors up to ~ 50%






4 EUV with high-NA key to extending device shrink roadmaps and simplifying multiple patterning

Node		D20-22	D1X	D1Y	D1Z	next
DRAM Active Cut	ArFi 1.35 NA	SE	LE ²	PD+LE ²	PQ+LE ²	PQ+LE ²
	EUV 0.33 NA			SE	SE	LE ²
Node		16-14nm	10nm	7nm	5nm	3nm
Logic Cuts & Vias	ArFi 1.35 NA	LE ²	LE ³	LE ³⁻⁴	LE ⁶⁻⁸	LE ⁸⁻¹¹
	EUV 0.33 NA			SE	SE	LE ²⁻³
	EUV >0.5 NA				SE	SE

■ PoR, Process of Record
 ■ Plan
 ■ Possible but challenging

SE = Single Exposure, LEⁿ = Litho-Etch, n # repeats, PD = Pitch Doubling, PQ = Pitch Quadrupling

4 High NA delivers value to our customers through process simplification, patterning cost and further shrink



¹ 1 SE = single exposure, LE² = double patterning;

Source: ASML


4 High-NA optics design concepts available

Larger elements with tighter specifications

$$\text{Resolution} = k_1 \times \frac{\lambda}{\text{NA}}$$

Reticle level


Wafer level



4 Anamorphic High NA EUV reduces the angles enabling a solution with 26 mm slit on 6" masks

@ reticle

Reticle layout compatible with today 6" mask production






@ wafer

Projection with 0.33 NA

Mag X: 4x




Mag Y: 4x



4 Anamorphic High NA EUV reduces the angles enabling a solution with 26 mm slit on 6" masks

@ reticle

Reticle layout compatible with today 6" mask production





Projection with >0.5 NA

Mag X: 4x

Mag Y: 4x


@ wafer



4 Anamorphic High NA EUV reduces the angles enabling a solution with 26 mm slit on 6" masks

@ reticle

Reticle layout compatible with today 6" mask production






@ wafer

Projection with >0.5 NA

Mag X: 4x

Mag Y: 8x



4 Anamorphic optics are used in cinematography

“Don’t change the mask”




16x9



Anamorphic Lens

“The Mask”
(24x36mm²)




16x9

Anamorphic Projector

4 High-NA delivers higher throughput

High-NA vs. 0.33NA throughput at given dose



Half
Field



Full
Field

4 EUV extension roadmap



The future

- **Moore's law to continue for the foreseeable future**, driven by connecting everything around us, generating massive data and enabled by geometrical device, architectural and circuit scaling. Logic device innovation and memory/computer architecture innovations in support of this.
- **EUV industrialization** enabled by identified insertion opportunity at multiple customers and execution to roadmaps progressing to plan, improvements still needed for consistency.
- **DUV competitiveness** to support continued demand given its cost advantage over EUV for less critical layers and some double patterning. Improvements in CD and overlay continued to be required for future nodes.
- **Holistic Lithography** is being extended with pattern fidelity control. Metrology extensions needed for on product robust process, after etch targets and resolution enhancements through computational enhanced e-beam capability. Increased scanner control capability to enable ultimate on product process control.
- **EUV extension** with high NA enable cost-effective shrink to continue into the next decade

Forward looking statements

This document contains statements relating to certain projections and business trends that are forward-looking, including statements with respect to our outlook, including expected customer demand in specified market segments (and underlying assumptions) including memory, logic and foundry, expected sales levels, trends, including trends towards 2020 and beyond and expected industry growth, and outlook, systems backlog, expected or indicative market opportunity, financial results and targets, including, for ASML and ASML and HMI combined, expected sales, other income, gross margin, R&D and SG&A expenses, capital expenditures, cash conversion cycle, EPS and effective annualized tax rate, annual revenue opportunity and EPS potential by end of decade and growth opportunity beyond 2020 for ASML and ASML and HMI combined, cost per function reduction and ASML system ASP, goals relating to gross cash balance and ASML's capital structure, customer, partner and industry roadmaps, productivity of our tools and systems performance, including EUV system performance (such as endurance tests), expected industry trends and expected trends in the business environment, the addition of value through delivery of lithography products and the achievement of cost-effective shrink, expected continued lithography demand and increasing lithography spend, the main drivers of lithography systems, lithography intensity for all market segments, customer execution of shrink roadmaps, future memory application distribution, expected addressable markets, including the market for lithography systems and service and options, expected manufacturing and process R&D, statements with respect to growing end markets that require fab capacity driving demand for ASML's tools, statements with respect to the acquisition of HMI by ASML, including market opportunity, the expected timing of completion of the HMI acquisition and delisting of HMI, the expected benefits of the acquisition of HMI by ASML, including expected continuation of year on year growth, the provision of e-beam metrology capability and its effect on holistic lithography solutions, including the introduction of a new class of pattern fidelity control and the improvement of customers' control strategy, statements with respect to EUV, including targets, such as availability, productivity, facilities and shipments, including the number of EUV systems expected to be shipped and timing of shipments, and roadmaps, shrink being key driver to industry growth, expected industry adoption of EUV and statements with respect to plans of customers to insert EUV into production and timing, the benefits of EUV, including expected cost reduction and cost-effective shrink, the expected continuation of Moore's law, without slowing down, and that EUV will continue to enable Moore's law and drive long term value, goals for holistic lithography, including pattern fidelity control, expectations relating to double patterning, immersion and dry systems, intention to return excess cash to shareholders, statements about our proposed dividend, dividend policy and intention to repurchase shares and statements with respect to the current share repurchase plan. You can generally identify these statements by the use of words like "may", "will", "could", "should", "project", "believe", "anticipate", "expect", "plan", "estimate", "forecast", "potential", "intend", "continue" and variations of these words or comparable words. These statements are not historical facts, but rather are based on current expectations, estimates, assumptions and projections about the business and our future financial results and readers should not place undue reliance on them.

Forward-looking statements do not guarantee future performance and involve risks and uncertainties. These risks and uncertainties include, without limitation, economic conditions, product demand and semiconductor equipment industry capacity, worldwide demand and manufacturing capacity utilization for semiconductors (the principal product of our customer base), including the impact of general economic conditions on consumer confidence and demand for our customers' products, competitive products and pricing, the impact of any manufacturing efficiencies and capacity constraints, performance of our systems, the continuing success of technology advances and the related pace of new product development and customer acceptance of new products including EUV, the number and timing of EUV systems expected to be shipped and recognized in revenue, delays in EUV systems production and development, our ability to enforce patents and protect intellectual property rights, the risk of intellectual property litigation, availability of raw materials and critical manufacturing equipment, trade environment, changes in exchange rates, changes in tax rates, available cash and liquidity, our ability to refinance our indebtedness, distributable reserves for dividend payments and share repurchases and timing of resumption of the share repurchase plan, and other risks indicated in the risk factors included in ASML's Annual Report on Form 20-F and other filings with the US Securities and Exchange Commission. These forward-looking statements are made only as of the date of this document. We do not undertake to update or revise the forward-looking statements, whether as a result of new information, future events or otherwise.

ASML

INVESTOR DAY

ASML **SMALL** **TALK** **2016**

NEW YORK CITY

