



**Small Talk 2024**

**Global market trends**

**Industry & ASML's technology roadmap**

**ESG**

**Christophe Fouquet**

President and Chief Executive Officer

**ASML Investor Day**

Veldhoven, The Netherlands

November 14, 2024





***We expect that our ability to scale EUV technology into the next decade and extend our versatile holistic lithography portfolio could place ASML at the heart of the AI opportunity. This would continue to create significant growth in revenue and profitability in this decade.***

- The Semiconductor Industry remains strong and Artificial Intelligence is expected to create further opportunity as major investments in supercomputing are happening and the entire industry is preparing to insert AI in all critical future applications
- Our industry will require major innovations to address the anticipated cost and power consumption challenges of AI, and this will further boost the industry roadmap in a product mix shifting towards advanced logic and DRAM
- Our customers remain at the core of our strategy, and we believe that lithography will remain at the heart of their innovation. We also anticipate that an increased number of critical lithography exposures for advanced logic and memory processes will continue to support our customers in addressing their challenges
- We expect that our ability to 1- scale our EUV technology well into the next decade, 2- extend holistic lithography into supporting 3D front end integration and 3- improve the performance and cost effectiveness of our DUV products will continue to address all our customers' needs with a flexible and versatile portfolio
- We will continue to leverage our large and growing systems installed base (DUV, EUV) to provide high value service and upgrades over a >20 years lifetime
- ASML values the strong industry partnerships which are critical to our success and our collective commitment to a leadership position in ESG

## Customer trust and partnership remains at the core of ASML's strategy



*We expect that our ability to scale EUV technology into the next decade and extend our versatile holistic lithography portfolio could place ASML at the heart of the AI opportunity. This would continue to create significant growth in revenue and profitability in this decade.*



# We see our society going from chips everywhere to AI chips everywhere

Gen AI opens endless opportunities, expected to add 6-13T\$ value to GDP by 2030



## Connected world



## Climate change and resource scarcity



## Social and economic shifts



Hyperconnectivity



Cloud infrastructure



Energy transition



Electrification, smart mobility



Working, learning remotely



Healthcare, medical tech



Internet of Things




Edge computing



Agricultural innovation



Smarter use of limited resources




Technological sovereignty



Automation


# AI has strong potential to drive entire industry forward across many applications

Mainstream markets grow in volume while high performance continues to follow Moore's law




# We reconfirm our view calling for global semi sales >\$1T by 2030

Major investments are on-going in AI, the exact pace of its roll-out to consumer products is still unknown




- AI
- Connecting IoT
- Sensors
- Mainstream edge compute
- Data AI power compute (+memory)




Global data center and edge AI demands are expected to grow significantly year on year to represent >40% of semi sales demand in 2030 and generate some upside for our industry

# The semiconductor ecosystem has considerable means to drive innovation

Despite a market downturn, the ecosystem generated over \$865B EBIT in 2023



# The semiconductor ecosystem has reinvested around half of its EBIT to drive long-term innovation and growth, and we expect this to continue




Source: Corporate Marketing (CMKT) analysis; Company reports; Note: EBIT = Earnings before Interest & Taxes.




# Moore's law for computing power is alive and well

Transistors per package continue to double every two years enabling one trillion by 2030




# We expect that Generative AI will demand an acceleration of Moore's law

Energy use could set a ceiling on training capability moving forward if not addressed



# Generative AI, high-performance computing power outpaces Moore's law

In 2030, >70% of data center demand could be driven by AI, representing >90% of Gen AI FLOPs







# Generative AI, high-performance computing power outpaces Moore's law

Supercomputer architecture has the potential to meet the needs of AI

## High-performance computing





Aurora supercomputer (HPC and AI applications)  
delivers **2,000,000,000,000,000,000** FLOPs



# Generative AI, high-performance computing power outpaces Moore's law

Architecture cost must be reduced to fully enable AI opportunity

## Cost: >500M\$



Aurora supercomputer (HPC and AI applications) delivers **2,000,000,000,000,000,000 FLOPs**

using ~85K CPUs/GPUS, >20PB memory for computing and >230PB memory for storage at ~500 M\$ cost

# Generative AI, high-performance computing power outpaces Moore's law


HPC rapidly growing energy consumption must be addressed to prevent a ceiling on training capability

## Energy consumption: >60MW



Aurora supercomputer (HPC and AI applications)  
delivers **2,000,000,000,000,000,000 FLOPs**

using 60MW and 34,000 gallons of water per minute for cooling






# Scalability of High-performance computing is endless.. ... but new cost and energy challenges must be met to unleash AI opportunity


## AI computing architecture<sup>1</sup>



## AI architecture cost<sup>2</sup>



## AI energy consumption<sup>3</sup>



2 exa FLOPS



Cost estimate: ~500M\$




60MW

The semiconductor industry needs to deliver the highest computing power / transistor density at the lowest cost, including the lowest possible CO<sub>2</sub> emission


# We expect AI applications to accelerate the need for advanced logic roadmap

Future 2D and 3D innovations are paving the way for the next 15 years



# We expect AI applications to transform DRAM architecture and volume

Future DRAM should integrate additional logic functionalities to improve performance & energy efficiency



“PIM can improve performance and energy efficiency of memory-bound workloads by adding additional logic functionality to DRAM memory”

## Processing In Memory (PIM)

By placing the processing unit inside the memory module, the speed and energy efficiency of the system can be significantly improved.

The diagram illustrates the PIM architecture where the CPU/GPU is connected to a memory module. The memory module contains Core logic, a Process Unit, and DRAM Memory Cells. The CPU/GPU sends data to the Core logic, which then processes it within the Process Unit inside the memory module. The results are then sent back to the CPU/GPU.

### AiM Accelerator in Memory

Development of AiM (PIM) based on GDDR6 (Mar. 22)  
Minimize data movement and maximize performance by performing its own operation

**PIM** Processing In Memory  
Computation speed becomes **16 times faster** than DRAM (ISSCC 2022, SK hynix)



Metric	GPU+HBM	AiM
Bandwidth	1x	~10x
Power Efficiency	1x	~7x

Source: SK hynix




# So, we continue to anticipate strong transistor growth for both logic and DRAM

And we expect the semiconductor demand mix to shift towards advanced logic and DRAM




# Cost and energy reduction should be at the core of future process optimization

Total cost and total emissions of wafer patterning must be reduced to support AI roadmap




Total cost and emissions of wafer patterning can be reduced by:

1. Increasing the number of good transistor processed at every step
2. Simplifying the overall process flow
3. Minimizing cost and emission of each processing step



# ASML has delivered higher transistor density at lower cost for several decades


We believe that EUV scalability & holistic lithography can extend our historical trend into the next decade





# ASML has delivered higher transistor density at lower cost for several decades


We believe that EUV scalability & holistic lithography can extend our historical trend into the next decade




# ASML's innovations can extend the benefits of EUV lithography

More good transistors at lower cost and energy for customers, at increased profitability for ASML

**ASML**  =  
Holistic lithography value




## EUV Extendibility



# ASML's innovations can extend the benefits of EUV lithography

More good transistors at lower cost and energy for customers @ increased profitability for ASML






# ASML intends to innovate on all aspects to maximize its product portfolio value

Innovation per product (EUV, DUV...) will target specific customer & market needs

**ASML**  =  
 Holistic lithography value



## Customer trust and partnership remains at the core of ASML's strategy



*We expect that our ability to scale EUV technology into the next decade and extend our versatile holistic lithography portfolio could place ASML at the heart of the AI opportunity. This would continue to create significant growth in revenue and profitability in this decade.*


The memory chip manufacturers are preparing to transition to a new platform for the development of technology enabling 10nm or less.



Seon-Yong Cha, SK Hynix CTO

# We anticipate that semiconductor manufacturers will continue to drive shrink

Reducing transistor dimensions likely remains the easiest way to drive density up at reduced cost







# Logic and DRAM are expected to drive further critical lithography exposures

We expect EUV 0.33 NA layers to continue to increase node on node

## LOGIC

EUV lithography 0.33NA exposures (weighted average)




NXE 0.33 NA

10-20% EUV spend CAGR

## DRAM


EUV lithography 0.33NA exposures (weighted average)



15-25% EUV spend CAGR


# EUV 0.33 NA could enable further multi-patterning to single expose conversion

Resulting in cost, yield and cycle time benefits for our customers




# EUV 0.33 NA could enable further multi-patterning to single expose conversion

Resulting in higher number of EUV exposures for ASML between 2025 and 2030





# 0.55 NA EUV opportunity starts now as 0.33 NA EUV transitions to multi-patterning on <26nm pitch critical layers



# LOGIC: High NA EUV enables more design freedom with 1.5D and 2D designs


Single expose simplification reduces process steps, cycle time and improves yield

## Low NA Multi Patterning



P22 in horizontal direction combined with P28 in vertical direction.

## High NA Single Patterning





High NA Logic metal: ~35% cost benefit and process simplification

# Logic and DRAM are expected to drive further critical lithography exposures

Insertion of High NA in high volume manufacturing in 2026-27, adoption by end of the decade




## LOGIC

EUV lithography 0.33NA Equivalent exposures (weighted average)





## DRAM

EUV lithography 0.33NA Equivalent exposures (weighted average)



# High NA EUV's latest optics innovation sets the base for our EUV roadmap

Picometer stability (1/200 Si atom) achieved on aspheric mirrors





High NA Mirror Metrology at Zeiss



# EUV source power continues to scale with opportunity to achieve >1000W


740W EUV power demonstrated - measures identified to reach >1000W in the future

### EUV source power scaling




### 1 μm architecture

### Droplet Repetition Rate




# High NA EUV optics support the vision of a higher productivity EUV platform

EUV performance and productivity can be extended far into the next decade (>2030)



# 0.75 NA EUV opportunity is in the next decade when <16nm pitch will be needed

Higher productivity platform can be designed to support future Hyper NA needs




# We expect front end 3D integration to complement 2D shrink in driving density

Front end 3D integration challenges will trigger new litho opportunities for all semiconductor products


## NAND

## DRAM

## LOGIC




### 3D NAND




W-W hybrid  
50nm → 25nm


W-W / D-W hybrid  
50nm → 25nm



KrF




### 4F² 2D ARRAY




W-W hybrid  
6nm → 3nm


W-W / D-W hybrid  
6nm → 3nm




ArFi




### 3D ARRAY



W-W hybrid  
>4.5nm



ArFi



### BSPN




W-W Fusion

2.5nm → 1.6nm



NXE/EXE




### CFET



W-W | D-W Fusion

5nm → 2nm



NXE/EXE

Stack

Bonding

Overlay

Litho



# Holistic Lithography should support front end 3D integration

Metrology and scanner control at pre and post bonding are critical process points needed for overlay

## Pre-bonding

< 5 nm overlay error

ARRAY

Scanner and offline metrology

1

2

Scanner correction and control

CMOS

## Bonding

50 - 100nm overlay error  
>5000 measurements/wafer

ARRAY

massive metrology

Holistic lithography to bring overlay error within spec

large wafer deformation

CMOS

## Post-bonding

< 5 nm overlay error  
>2000 measurements/wafer

3

Holistic lithography process control points

1

2

3


Metrology

Litho scanner

Actuators

# Lithography is a formidable tool to compensate process fingerprints

Correction capability increased ~5 orders of magnitude, now @ 100 000 parameters per exposure




## Metrology stage

100% of wafers are measured

## Exposure stage

100% of wafers are processed field-by-field



Increasing correction capability per field, wafer, lot

# Wafer bonding can drive transistor density increase for DRAM memory

3 scenarios are currently in play for DRAM roadmap, all include bonding and require major innovations



1) CBA: CMOS Bonded Array – CMOS logic wafer bonded to the memory array  
2) Stacking: Array bonding – 2 or more memory array wafers bonded to each other. Wafer or die based

# Wafer bonding can drive transistor density increase for DRAM memory

3 scenarios are currently in play for DRAM roadmap, all include bonding and require major innovations




1) CBA: CMOS Bonded Array – CMOS logic wafer bonded to the memory array  
 2) Stacking: Array bonding – 2 or more memory array wafers bonded to each other. Wafer or die based



# Wafer bonding can drive transistor density increase for DRAM memory


3 scenarios are currently in play for DRAM roadmap, all include bonding and require major innovations



1) CBA: CMOS Bonded Array – CMOS logic wafer bonded to the memory array  
 2) Stacking: Array bonding – 2 or more memory array wafers bonded to each other. Wafer or die based


# Wafer bonding can drive transistor density increase for DRAM memory

3 scenarios are currently in play for DRAM roadmap, all include bonding and require major innovations




# Cost of technology remains a major criteria for our customers' roadmap choices

## EUV scalability and holistic lithography can support future front end 3D integration schemes



# Cost of technology remains a major criteria for our customers' roadmap choices


## EUV scalability and holistic lithography can support future front end 3D integration schemes






# ASML remains committed to its greenhouse gas neutrality ambitions

Intensifying collaboration in the value chain aimed at accelerating climate action



# Our EUV innovations are also expected to drive EUV energy consumption down

Within a 15 year period at customers, we anticipate 80% reduction of energy needed per wafer exposed



# ASML is increasing its engagement with communities

ASML and communities benefit from each other's presence and support each other's development

## Attractive & Inclusive communities

Contribute to positive improvements and experiences in our communities




## STEM

Increase the talent pool that society needs to solve some of its key challenges



## ESG innovation

Support innovative ideas to solve key ESG challenges



## Employee giving

Engage with and care for people in our communities





# Forward Looking Statements

This document and related discussions contain statements that are forward-looking within the meaning of the U.S. Private Securities Litigation Reform Act of 1995, including statements with respect to our strategy, plans and expected trends, including trends in end markets and the technology industry and business environment trends, including the emergence of AI and its potential opportunities and expectations for the semiconductor industry, including computing power, advanced logic nodes and DRAM memory, statements with respect to Moore's law and expected transistor growth and aspirations by 2030, global market trends and technology, product and customer roadmaps, long term outlook and expected lithography and semiconductor industry growth and trends and expected growth in semiconductor sales and semiconductor market opportunity through to 2030 and beyond, expected growth in wafer demand and capacity and additional wafer capacity requirements, expected investments by our customers, including investments in our technology and in wafer capacity, plans to increase capacity, expected growth in lithography spend, growth opportunities including opportunities for growth in service and upgrades and opportunities for growth in Installed Base Management sales, expected growth and gross margins in the holistic lithography business and expected addressable market for Applications products, expectations and benefits of a growing installed base, ASML's and its supplier's capacity, expected production of systems, model scenarios and the updated model for 2030, including annual revenue and gross margin opportunity and development potential for 2030, outlook and expected, modelled or potential financial results, including revenue opportunity, gross margin, R&D costs, SG&A costs, capital expenditure, cash conversion cycle and annualized effective tax rate for 2030 and assumptions and drivers underlying such expected, modelled or potential amounts, and other assumptions underlying our business and financial models, expected trends, outlook and growth in semiconductor end markets and long term growth opportunities, demand and demand drivers, expected opportunities and growth drivers for and technological innovation of our products including DUV EUV, High NA, Hyper NA, Applications, and other products impacting productivity and costs, transistor dimensions, logic and DRAM shrink, foundry competition, statements with respect to dividends and share buybacks and our capital return policy, including expectation to return significant amounts of cash to shareholders through growing dividends and buybacks and statements with respect to energy generation and consumption trends and the drive toward energy efficiency, emissions reduction and greenhouse gas neutrality goals and target dates to achieve greenhouse gas neutrality, zero waste from operations and other ESG targets and ambitions and plans to maintain a leadership position in ESG, increasing technological sovereignty across the world and the expected impact on semiconductor sales, including specific goals of countries across the world, increasing competition in the foundry business, estimates for 2024 and other non-historical statements. You can generally identify these statements by the use of words like "may", "will", "could", "should", "project", "believe", "anticipate", "expect", "plan", "estimate", "forecast", "potential", "opportunity", "scenario", "guidance", "intend", "continue", "target", "future", "progress", "goal" and variations of these words or comparable words. These statements are not historical facts, but rather are based on current expectations, estimates, assumptions, models, opportunities and projections about our business and our future and potential financial results and readers should not place undue reliance on them. Forward-looking statements do not guarantee future performance and involve a number of substantial known and unknown risks and uncertainties. These risks and uncertainties include, without limitation, customer demand, semiconductor equipment industry capacity, worldwide demand for semiconductors and semiconductor manufacturing capacity, lithography tool utilization and semiconductor inventory levels, general trends and consumer confidence in the semiconductor industry and end markets, the impact of general economic conditions, including the impact of the current macroeconomic environment on the semiconductor industry, uncertainty around a market recovery including the timing thereof, the impact of inflation, interest rates, wars and geopolitical developments, the impact of pandemics, the performance of our systems, the success of technology advances and the pace of new product development and customer acceptance of and demand for new products, our production capacity and ability to adjust capacity to meet demand, supply chain capacity, timely availability of parts and components, raw materials, critical manufacturing equipment and qualified employees, our ability to produce systems to meet demand, the number and timing of systems ordered, shipped and recognized in revenue, risks relating to fluctuations in net bookings and our ability to convert bookings into sales, the risk of order cancellation or push outs and restrictions on shipments of ordered systems under export controls, risks relating to technology, product and customer roadmaps and Moore's law, risks relating to the trade environment, import/export and national security regulations and orders and their impact on us, including the impact of changes in export regulations and the impact of such regulations on our ability to obtain necessary licenses and to sell our systems and provide services to certain customers, exchange rate fluctuations, changes in tax rates, available liquidity and free cash flow and liquidity requirements, our ability to refinance our indebtedness, available cash and distributable reserves for, and other factors impacting, dividend payments and share repurchases, the number of shares that we repurchase under our share repurchase programs, our ability to enforce patents and protect intellectual property rights and the outcome of intellectual property disputes and litigation, our ability to meet ESG goals and execute our ESG strategy, other factors that may impact ASML's business or financial results including the risk that actual results may differ materially from the models, potential and opportunity we present for 2030 and other future periods, and other risks indicated in the risk factors included in ASML's Annual Report on Form 20-F for the year ended December 31, 2023 and other filings with and submissions to the US Securities and Exchange Commission. These forward-looking statements are made only as of the date of this document. We undertake no obligation to update any forward-looking statements after the date of this report or to conform such statements to actual results or revised expectations, except as required by law.

This document and related discussions contain statements relating to our approach to and interim progress on achieving certain energy efficiency and greenhouse gas emissions reduction targets, including our ambition to achieve greenhouse gas neutrality. References to "greenhouse gas neutral" means remaining emissions, after ASML's efforts to reach its GHG emission reduction targets, compensated by the same amount of metric tons of carbon credits that are verified against recognised quality standards.



An aerial photograph of a city at night, showing a dense grid of streets and buildings illuminated with lights. The image is tilted diagonally from the bottom-left to the top-right. The background is a solid dark blue color.

**THANK  
YOU**