This directory contains all source code files for the SDRAM test bench.

clk.v		-- SDRAM clock/reset module
sdram.v		-- Simple SDRAM model
sdram_tb.v	-- Top level test bench module
stim.v		-- Bus transactor