// $Id: ddrct_gen_e2_1_001_params.v,v 1.0 2005-06-23 10:56:27-07 jhsin Exp jhsin $
// =============================================================================
//                           COPYRIGHT NOTICE
// Copyright 2003 (c) Lattice Semiconductor Corporation
// ALL RIGHTS RESERVED
// This confidential and proprietary software may be used only as authorised by
// a licensing agreement from Lattice Semiconductor Corporation.
// The entire notice above must be reproduced on all authorized copies and
// copies may only be made to the extent permitted by a licensing agreement from
// Lattice Semiconductor Corporation.
//
// Lattice Semiconductor Corporation        TEL : 1-800-Lattice (USA and Canada)
// 5555 NE Moore Court                            408-826-6000 (other locations)
// Hillsboro, OR 97124                     web  : http://www.latticesemi.com/
// U.S.A                                   email: techsupport@latticesemi.com
// =============================================================================
//                         FILE DETAILS
// Project          : Memory Controller
// File 	: ddrct_gen_e2_1_001_params.v
// Title            : Parameters defined by the GUI
// =============================================================================
//                        REVISION HISTORY
// Version          : 1.0
// Mod. Date        : Sep 08, 2004
// Changes Made     : Initial Creation
// =============================================================================


	`define DATA_WIDTH 32
	`define DATA_SIZE_32 TRUE
	`define DSIZE `DATA_WIDTH*2
	`define USER_DM `DSIZE/8
	`define ROW_WIDTH 12
	`define COL_WIDTH 9
	`define COL_WIDTH_LT_10 TRUE
	`define CS_WIDTH 1
	`define CS_WIDTH_1 TRUE
	`define BSIZE 2
	`define TRAS 5'd8
	`define TRC 5'd11
	`define TRCD 3'd3
	`define TRRD 3'd2
	`define TRFC 5'd14
	`define TRP 3'd3
	`define TMRD 3'd2
	`define TWR 3'd3
	`define TREFI 16'h0b35
	`define EXT_REG_EN 1'b0
	`define AR_BURST_EN 3'd1
	`define DATA_VALID_TAP 2'd0
	`define PIO_RD_DQS0 4'b1000
	`define PIO_RD_DQS1 4'b1000
	`define PIO_RD_DQS2 4'b1000
	`define PIO_RD_DQS3 4'b1000
	`define ECP TRUE
	`define ECP_ONLY TRUE
	`define ADDR_WIDTH 23
